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Ideal expressions are derived for the optimum current contribution of the switching regulator under quasi-static operating conditions. In contrast to previous work, it is shown that the optimum mean current contribution of the switching regulator is not necessarily the DC current to the load, but is a function of the DC and dynamic characteristics of the regulated output voltage. Theoretical maximum efficiency is derived for envelope waveforms that result from two-tone and sinusoidal amplitude modulation of the RF carrier.
I. INTRODUCTION
Hybrid combinations of linear and switching regulators have been proposed both for audio amplifiers [1, 2] , and dynamic supply modulators for RF power amplifiers (RF PAs) [3] [4] [5] . In contrast to conventional voltage regulation applications, audio and RF-PA supply applications require fast, accurate, time-varying regulation of the output voltage to meet strict spectral performance requirements [6, 7] . Hybrid topologies show promise for these applications because they combine favorable aspects of both switching and linear regulators. Specifically, high gain-bandwidth linear regulators can provide fast voltage regulation and high dynamic range [8] , while properly designed switching regulators can achieve high efficiency for a wide range of conversion ratios [9] . As will be described in this work, in many situations the control and bias strategy must be carefully considered in order to achieve significant efficiency advantages over pure linear regulators. Fig. 1 shows a schematic representation of a hybrid regulator consisting of parallel linear and switching stages. The linear regulator is typically used as a voltage follower with local feedback to reduce output impedance and improve accuracy. With high closed loop bandwidth, the linear regulator can be used to attenuate switching harmonics from the DC-DC converter stage [1, 2] , and can also supply a portion of the dynamic power of the signal [5] . In work reported in the literature, the switching regulator forces the average or DC linear regulator current to zero with linear (proportional-integral) control, [3] , or hysteretic control, [4] . The switching regulator can also have a nonzero bandwidth and supply some of the dynamic power. A method to determine the optimum bandwidth of the switching stage through simulation is proposed in [5] .
In this work, we study the parallel linear-switcher combination for applications related to dynamic power supplies for RF power amplifiers. We expand on the work in [3] [4] [5] with particular emphasis on the optimum bias condition. In our approach we assume that the switching regulator operates as a quasi-static current source. This assumption is valid if the envelope frequency is much higher than the bandwidth of the switching regulator. Based on the conduction angle of the linear stage we derive expressions for the optimum switching regulator current as a function of the supply voltage, the average output voltage, and dynamic characteristics of the envelope signal. It is shown that there is an optimum efficiency for such a configuration, and that the optimum switching regulator current varies with the power of the signal. We verify some of the conclusions of [4] and [5] , but show that a more efficient control methodology is possible. Importantly, in contrast to previous work, we show that for maximum efficiency, the optimum switching regulator current may be greater than the DC current to the load. We verify our predictions with measured data and propose an adaptive control algorithm to implement our efficiency optimization procedure. 
(7) =(FPL) (Ps) where (PL) is the average power to the load and (PS ) is the average power from the supply. Assuming an ideal situation as in Fig. 2 , the average power from the supply follows as: In this treatment, we model a step down (buck) DC-DC converter as a quasi-static current source with average conversion ratio, d, between the load current and the current drawn from the supply. As shown in Fig. 2 The linear regulator is modeled as an ideal class B topology, with a push-pull rail-to-rail output stage. It can be verified that this is typically the most efficient output stage for signals of interest [12] . (3) vo = vdc + va *cos(wt), and (4) io = idc + ia cos(wt).
Here, vo and io are the output voltage and current respectively, va and ia are the voltage and current amplitudes, and vdc and idc are the DC values. In (4) , and in the rest of this work, the load is assumed to be resistive. To derive an expression for the average power drawn from the supply, as in (3) Here, the average linear regulator current is only a function of the amplitude of the load current swing and the conduction angle. The average efficiency for the ideal system, as in Fig. 2 , can be written in terms of the properties of the envelope waveform using (1), (3), and (6), specifically noting that the current the switching regulator draws from the supply is reduced by conversion ratio, d. Average efficiency for the sinusoidal-AM envelope follows as where iSR is the optimum switching regulator current. The optimum average efficiency, (7) , is expressed as K") = vdc idc + va * ia 2 (9) vdc idc + Vdd la sin ( ) ;f where <D is the optimum conduction angle for the linear regulator, and can be written as vdc (1)* = Z~V Vdd (10) As seen in (8), the optimum current supplied by the switching regulator is not necessarily equal to the DC current supplied to the load, but is in fact a function of the DC and dynamic characteristics of the envelope signal as well as the supply voltage. This is a departure from the control schemes presented in [3] [4] [5] , where the mean switching regulator current is the DC load current.
The calculation is similar for two-tone signals except that different expressions are obtained for the conduction angle and optimum biasing conditions. For the case that the RF carrier consists of two tones with different frequencies, w1 and w2, but equal magnitudes, va, the envelope is a fullwave rectified sinusoid with a peak value of 2 *va, as in [5] :
( 1 1) In this case, the conduction angle as a function of the switching regulator current is (12) Following a similar procedure to the sinusoidal envelope signal, the optimum quasi-static switching regulator current contribution for the two-tone case is iSR =2 ia cos(P ), (13) where Vdd is the supply or battery voltage. In this case, the optimum conduction angle is q)* = 2va The maximum 
For the two-tone case, ideal output efficiency is bounded between 93.3% for rail-rail modulation, and 78.5% (pi/4) as va -0 . In theory if the switching regulator supplied the DC current, efficiency would be bounded by 92.7% to 0%. This range fits with the efficiency of 87% for a two-tone envelope as reported in [5] .
IV. EXPERIMENTAL RESULTS AND COMPARISON TO THEORY
A prototype was created to verify the biasing model and predictions for maximum efficiency. The prototype was done at the board level with discrete components. A fast operational amplifier driving a class-B common-collector buffer stage was used for the linear regulator. The switching regulator was controlled as a current source using a large, low-loss inductor. A 1.OQ resistive load was used to model the PA. To calculate average efficiency, the supply current feeding the output stage of the linear regulator was measured as in Fig 4. The experimental efficiency, to be compared to (9) and (14), was calculated as the sum of the average linear regulator current from the supply and the weighted output current of the switching regulator. The switching regulator current was weighted by a factor, d, as in (1) to reflect lossless DC-DC voltage conversion. Lossless conversion was assumed to verify the ideal maximum efficiency case. To further reflect the ideal case, the bias current of 6mA of the linear regulator was not included in the calculation.
As shown in Fig. 4 , the input signal representing the dynamic envelope trajectory was delivered by a National Instruments D/A converter running at IOOMS/s. The Labview software interface was used to generate and supply envelope waveform signals with up to a 20MHz bandwidth. The switching regulator current command was adjusted manually to achieve the highest average efficiency for a given input signal. Fig. 5 shows how average efficiency varies with the switching regulator current contribution for 2 amplitudes of the sinusoidal-AM case. In both cases the measured data track the predictions of (8) which are plotted for comparison in the figure. Some discrepancy between theory and measurement is caused by additional sources of loss that are not modeled such as base current in the bipolar output stage of the linear regulator. Base current may be a source of error since it can add or subtract from current delivered to the load, but is not reflected in the measurement of the output stage supply current, which is taken at the collector of the high-side transistor. Overall, measured values of iSR* were in good agreement with theory, but to fine-tune the measured maximum efficiency it was necessary to manually adapt iSR to achieve optimum performance. optimum trajectory, iSR=iSR*, then theoretical maximum efficiency stays above 78.5% across the range of operation. Overall, the measured data in Fig. 6 and Fig. 7 are in good agreement with the predictions of (9) and (14). Additional sources of loss, including losses due to base current and interconnect cause some discrepancy between measurement and theory.
Uncertainty in power measurements leads to further deviation at lower amplitudes. An additional source of error is tolerance in setting the switching regulator bias current, to which average efficiency becomes increasingly sensitive at low amplitudes. 6 shows average efficiency for a sinusoidal-AM modulated carrier as the signal amplitude is reduced. The supply voltage was set to 2V, and the signal amplitude, va, from (4), was swept from rail-rail swing to nearly zero amplitude. In all cases, the sinusoidal envelope signal was set such that va=vdc, corresponding to full modulation of the RF carrier.
In the traditional scheme, if the switching regulator contributes the DC load current, average efficiency falls to 0% as the modulation amplitude is reduced. However, if the switching regulator supplies the optimum current, isR*, as derived in (8), the average efficiency can be kept between 75% and 91.7% across the entire range of operation. Intuitively, this can be explained based on the operation of the linear regulator:
* At high output swing levels, the switching regulator supplies the DC current. In this case the linear regulator operation approaches class B, or 1800 conduction angle for each push-pull output device. This causes the curves in Fig. 3 to converge for high amplitudes.
* At low output swing the switching regulator sources more than the DC current, such that, for the sinusoidal-AM case, limiSR = idc + ia . This means that the high side pass transistor operates in class-C with the transistor conducting for less than 1800. Alternatively, the low side pass transistor approaches class-A operation, drawing current only from the switching regulator output.
Similar results are shown in Fig. 7 for 2-tone modulation waveforms. Here, the supply voltage was 2 V and the amplitude parameter, va, from (11) , was swept between 1 V and 50 mV. Like the sinusoidal-AM waveforms in Fig. 6 Fig. 8 shows measured results for CDMA and IEEE-802.11a supply modulation waveforms. These waveforms were generated with the Agilent Advanced Design Systems (ADS) software and converted to a format suitable for data conversion. The waveforms were delivered to the hybrid regulator with the National Instruments DAC as shown in Fig. 4 . The x-axis shows average power delivered to the 10Q load. In this set of experiments the maximum average power delivered in the CDMA waveforms was just over 20dBm. For the 802.11a waveforms average power was 15dBm. The higher peak-average power ratio (PAPR) of the 802.11a standard is the principal reason that average efficiency is lower than the other waveforms. Higher PAPR indicates that the dynamic output voltage tends to deviate more from the average voltage. This causes the linear regulator to draw more current from the supply, reducing average efficiency compared to low PAPR signals.
Importantly, Fig. 8 shows that significant power savings are possible if the switching regulator supplies the optimum current, iSR' rather than the DC current to the load. The power savings are most dramatic at low output power levels, when the average output voltage is significantly less than the supply voltage.
This may result in dramatic improvements in the average efficiency of cellular and VVLAN systems, which tend to operate at significantly less than maximum output power [13] . At low power, the switching regulator supplies more than the DC current. This reduces the net current that the linear regulator draws from the supply. A practical solution for future designs may be to adaptively seek iSR with an extremum-seeking adaptive control architecture, such as is presented in [9] for dead-time optimization. An adaptive architecture could achieve maximum efficiency for a wide range of output power, maintain robustness against temperature and process variation, and exploit the convex profile of the efficiency versus switching regulator current contribution. 
